Skip to content

High-Speed VLSI Arithmetic Processor Architectures Using Hybrid Number Representation.

Hosahalli R. Srinivas, Keshab K. Parhi

VenueCICCD
Year1991
ProceedingsICCD

Browse the full ICCD paper archive.