A Floating Point Divider using Redundant Binary Circuits and an Asynchronous Clock Scheme.

Hiroaki Suzuki, Hiroshi Makino, Koichiro Mashiko, Hisanori Hamano

Browse the full ICCD paper archive.