Skip to content

Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration.

Jianxing Wang, Pooja Roy, Weng-Fai Wong, Xiuyuan Bi, Hai Li

VenueCICCD
Year2014
ProceedingsICCD

Browse the full ICCD paper archive.