Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ICCD
/
Paper
Designing fault-tolerant, testable, VLSI processors using the IEEE P1149.1 boundary-scan architecture.
Yervant Zorian
,
Najmi Jarwala
Venue
C
ICCD
Year
1989
Proceedings
ICCD
DBLP record
conf/iccd/ZorianJ89 ↗
Browse the full
ICCD paper archive
.