QRL: A High Performance Quadruple-Rail Logic for Resisting DPA on FPGA Implementations.

Chenyang Tu, Jian Zhou, Neng Gao, Zeyi Liu, Yuan Ma, Zongbin Liu

Browse the full ICICS paper archive.