Skip to content

Logic Locking for Random Forests: Securing HDL Design and FPGA Accelerator Implementation.

Rupesh Raj Karn, Johann Knechtel, Ozgur Sinanoglu

VenueCICISSP
Year2025
ProceedingsICISSP (2)

Browse the full ICISSP paper archive.