An FPGA implementation of a snoop cache with synchronization for a multiprocessor system-on-chip.

Akira Yamawaki, Masahiko Iwane

Browse the full ICPADS paper archive.