Leverage Redundancy in Hardware Transactional Memory to Improve Cache Reliability.

Zhichao Yan, Hong Jiang, Witawas Srisa-an, Sharad C. Seth, Yujuan Tan

Browse the full ICPP paper archive.