A two-tier memory architecture for high-performance multiprocessor systems.

Tam M. Nguyen, Vason P. Srini, Alvin M. Despain

Browse the full ICS paper archive.