Real-time simulation of modular multilevel converter on FPGA with sub-microsecond time-step.

Luc-Andr Grgoire, Handy Fortin-Blanchette, Kamal Al-Haddad, Wei Li, Jean Blanger

Browse the full IECON paper archive.