Parasitic Inductance Design for Preventing Oscillatory False Triggering of Parallel-Connected GaN-FETs.

Yusuke Hatakenaka, Kazuhiro Umetani, Masataka Ishihara, Eiji Hiraki, Hiroshi Tadano

Browse the full IECON paper archive.