Designing a clock cycle accurate application with high-level synthesis.

Sakari Lahti, Jarno Vanne, Timo D. Hmlinen

Browse the full IECON paper archive.