A digital LSI architecture of elastic graph matching and its FPGA implementation.

Teppei Nakano, Takashi Morie

Browse the full IJCNN paper archive.