UML state machine implementation in FPGA devices by means of dual model and Verilog.

Michal Doligalski, Marian Adamski

Browse the full INDIN paper archive.