A bit level area aware cache-based architecture for memory repairs.

Nicholas Axelos, Kiamal Z. Pekmestzi

Browse the full IOLTS paper archive.