Fault modeling and testing of through silicon via interconnections.

Vasileios Gerakis, Leonidas Katselas, Alkis A. Hatzopoulos

Browse the full IOLTS paper archive.