A high throughput configurable parallel encoder architecture for Quasi-Cyclic Low-Density Parity-Check Codes.

Alaa Aldin Al Hariri, Fabrice Monteiro, Loc Siler, Abbas Dandache

Browse the full IOLTS paper archive.