Analysis of the extra delay on interconnects caused by resistive opens and shorts.

Pablo Maqueda, Josep Rius

Browse the full IOLTS paper archive.