Development of a Testbench for Validation of DMT and DT2 Fault-Tolerant Architectures on SOI PowerPC7448.

Michel Pignol, Thierry Parrain, Vincent Claverie, Christian Bolat, Guy Estaves

Browse the full IOLTS paper archive.