Skip to content

Design-time improvement using a functional approach to specify GraphSLAM with deterministic performance on an FPGA.

Robin Appel, Hendrik Folmer, Jan Kuper, Rinse Wester, Jan F. Broenink

VenueAIROS
Year2017
ProceedingsIROS

Browse the full IROS paper archive.