Dynamic Base Register Caching: A Technique for Reducing Address Bus Width.

Matthew K. Farrens, Arvin Park

Browse the full ISCA paper archive.