Skip to content

An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness.

Sunpyo Hong, Hyesoon Kim

VenueA*ISCA
Year2009
ProceedingsISCA

Browse the full ISCA paper archive.