A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation.

Ahmed Louri, Hongki Sung

Browse the full ISCA paper archive.