Architectural core salvaging in a multi-core processor for hard-error tolerance.

Michael D. Powell, Arijit Biswas, Shantanu Gupta, Shubhendu S. Mukherjee

Browse the full ISCA paper archive.