Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors.

Michael Zhang, Krste Asanovic

Browse the full ISCA paper archive.