Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ISCAS
/
Paper
A hardware efficient 3-bit second-order dynamic element matching circuit clocked at 300MHz.
Esmaeil Najafi Aghdam
,
Philippe Bnabs
Venue
C
ISCAS
Year
2006
Proceedings
ISCAS
DBLP record
conf/iscas/AghdamB06 ↗
Browse the full
ISCAS paper archive
.