A 1-V CMOS output stage with high linearity.

Walter Aloisi, Gianluca Giustolisi, Gaetano Palumbo

Browse the full ISCAS paper archive.