Low-leakage power-rail ESD clamp circuit with gated current mirror in a 65-nm CMOS technology.

Federico A. Altolaguirre, Ming-Dou Ker

Browse the full ISCAS paper archive.