Design rewiring for power minimization [logic design].

Mandana Amiri, Andreas G. Veneris, Ivor Ting

Browse the full ISCAS paper archive.