An efficient VLSI architecture of QPP interleaver/deinterleaver for LTE turbo coding.

Arash Ardakani, Mojtaba Mahdavi, Mahdi Shabany

Browse the full ISCAS paper archive.