Shift register multi-phase clock based downsampled floating tap DFE for serial links.

Pervez M. Aziz, Hiroshi Kimura, Amaresh V. Malipatil, Shiva Kotagiri, Gordon Chan, Hairong Gao

Browse the full ISCAS paper archive.