A mixed PLL/DLL architecture for low jitter clock generation.

Yong-Cheol Bae, Gu-Yeon Wei

Browse the full ISCAS paper archive.