An analytical, transistor-level energy model for SRAM-based caches.

Nikolaos Bellas, Ibrahim N. Hajj, Constantine D. Polychronopoulos

Browse the full ISCAS paper archive.