Skip to content

A new PLL design for clock management applications.

Ian Brynjolfson, Zeljko Zilic

VenueCISCAS
Year2001
ProceedingsISCAS (4)

Browse the full ISCAS paper archive.