A 12 Bit 500 MS/s Sub-2 Radix SAR ADC for a Time-Interleaved 8 GS/s ADC in 28 nm CMOS.

Frowin Buballa, Sebastian Linnhoff, Michael Reinhold, Friedel Gerfers

Browse the full ISCAS paper archive.