Area efficient, high speed parallel counter circuits using charge recycling threshold logic.

Peter Celinski, Derek Abbott, Sorin Dan Cotofana

Browse the full ISCAS paper archive.