Multi-standard low-power DDR I/O circuit design in 7nm CMOS process.

Moo Sung Chae, Tom Wilson, Eric Naviasky

Browse the full ISCAS paper archive.