Skip to content

An ultra-low voltage hearing aid chip using variable-latency design technique.

Kuo-Chiang Chang, Shien-Chun Luo, Ching-Ji Huang, Chih-Wei Liu, Yuan-Hua Chu, Shyh-Jye Jou

VenueCISCAS
Year2014
ProceedingsISCAS

Browse the full ISCAS paper archive.