Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ISCAS
/
Paper
A 1.9mW Portable ADPLL-based Frequency Synthesizer for High Speed Clock Generation.
Ming-Hung Chang
,
Zong-Xi Yang
,
Wei Hwang
Venue
C
ISCAS
Year
2007
Proceedings
ISCAS
DBLP record
conf/iscas/ChangYH07 ↗
Browse the full
ISCAS paper archive
.