Skip to content

Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture.

Tung-Chien Chen, Yu-Wen Huang, Liang-Gee Chen

VenueCISCAS
Year2004
ProceedingsISCAS (2)

Browse the full ISCAS paper archive.