Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ISCAS
/
Paper
A dual-pulse-clock double edge triggered flip-flop for low voltage and high speed application.
Kuo-Hsing Cheng
,
Yung-Hsiang Lin
Venue
C
ISCAS
Year
2003
Proceedings
ISCAS (5)
DBLP record
conf/iscas/ChengL03 ↗
Browse the full
ISCAS paper archive
.