Skip to content

A dual-pulse-clock double edge triggered flip-flop for low voltage and high speed application.

Kuo-Hsing Cheng, Yung-Hsiang Lin

VenueCISCAS
Year2003
ProceedingsISCAS (5)

Browse the full ISCAS paper archive.