A mixed-mode delay-locked loop for wide-range operation and multiphase outputs.

Kuo-Hsing Cheng, Yu-Lung Lo, Wen Fang Yu

Browse the full ISCAS paper archive.