High speed VLSI architecture design for block turbo decoder.

Zhipei Chi, Keshab K. Parhi

Browse the full ISCAS paper archive.