The design of a 1.5 V, 10-bit, 10 M samples/s low power pipelined analog-to-digital converter.

Jen-Shiun Chiang, Ming-Da Chiang

Browse the full ISCAS paper archive.