Design of a 64-bit Low-energy High-performance Adder using Dynamic Feedthrough Logic.

Pierce Chuang, David Li, Manoj Sachdev

Browse the full ISCAS paper archive.