Gate-level dual-threshold static power optimization methodology (GDSPOM) for designing high-speed low-power SOC applications using 90nm MTCMOS technology.

B. Chung, J. B. Kuo

Browse the full ISCAS paper archive.