Logic gates dynamic modeling by means of an ultra-compact MOS model.

Elio Consoli, Gianluca Giustolisi, Gaetano Palumbo

Browse the full ISCAS paper archive.