A 170 Mbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA.

Zhiqiang Cui, Zhongfeng Wang

Browse the full ISCAS paper archive.