Skip to content

Area-efficient parallel decoder architecture for high rate QC-LDPC codes.

Zhiqiang Cui, Zhongfeng Wang

VenueCISCAS
Year2006
ProceedingsISCAS

Browse the full ISCAS paper archive.