Design of a sample-and-hold analog front end for a 56Gb/s PAM-4 receiver using 65nm CMOS.

Khosrov Dabbagh-Sadeghipour, Paul D. Townsend, Peter Ossieur

Browse the full ISCAS paper archive.